Low-Power High-Level Synthesis for Nanoscale CMOS Circuits (Paperback, Softcover reprint of hardcover 1st ed. 2008)

This self-contained book addresses the need for analysis, characterization, estimation, and optimization of the various forms of power dissipation in the presence of process variations of nano-CMOS technologies. The authors show very large-scale integration (VLSI) researchers and engineers how to minimize the different types of power consumption of digital circuits. The material deals primarily with high-level (architectural or behavioral) energy dissipation.