Blocks, Towards Energy-efficient, Coarse-grained Reconfigurable Architectures (Paperback, 1st ed. 2022)

, ,
This book describes a new, coarse-grained reconfigurable architecture (CGRA), called Blocks, and puts it in the context of computer architectures, and in particular of other CGRAs. The book starts with an extensive evaluation of historic and existing CGRAs and their strengths and weaknesses. This also leads to a better understanding and new definition of what distinguishes CGRAs from other architectural approaches. The authors introduce Blocks as unique due to its separate programmable control and data paths, allowing light-weight instruction decode units to be arbitrarily connected to one or more functional units (FUs) over a statically configured interconnect. The discussion includes an explanation of how to model architectures, resulting in an area and energy model for Blocks. The accuracy of this model is evaluated against fully implemented architectures, showing that although it is three orders of magnitude faster than synthesis the error margin is very acceptable. The book concludes with a case study on a real System-on-Chip, including a RISC architecture, the Blocks CGRA and peripherals.

R1,819

Or split into 4x interest-free payments of 25% on orders over R50
Learn more

Discovery Miles18190
Mobicred@R170pm x 12* Mobicred Info
Free Delivery
Delivery AdviceShips in 10 - 15 working days



Product Description

This book describes a new, coarse-grained reconfigurable architecture (CGRA), called Blocks, and puts it in the context of computer architectures, and in particular of other CGRAs. The book starts with an extensive evaluation of historic and existing CGRAs and their strengths and weaknesses. This also leads to a better understanding and new definition of what distinguishes CGRAs from other architectural approaches. The authors introduce Blocks as unique due to its separate programmable control and data paths, allowing light-weight instruction decode units to be arbitrarily connected to one or more functional units (FUs) over a statically configured interconnect. The discussion includes an explanation of how to model architectures, resulting in an area and energy model for Blocks. The accuracy of this model is evaluated against fully implemented architectures, showing that although it is three orders of magnitude faster than synthesis the error margin is very acceptable. The book concludes with a case study on a real System-on-Chip, including a RISC architecture, the Blocks CGRA and peripherals.

Customer Reviews

No reviews or ratings yet - be the first to create one!

Product Details

General

Imprint

Springer Nature Switzerland AG

Country of origin

Switzerland

Release date

August 2022

Availability

Expected to ship within 10 - 15 working days

First published

2022

Authors

, ,

Dimensions

235 x 155mm (L x W)

Format

Paperback

Pages

220

Edition

1st ed. 2022

ISBN-13

978-3-03-079776-8

Barcode

9783030797768

Categories

LSN

3-03-079776-7



Trending On Loot